

APPLICATION FOR UNITED STATES LETTERS PATENT

of

Antonio Marroig Martinez
751 Sunshine Ct.
Los Altos, California 94024

for


**PROGRAMMABLE BUILT-IN SELF-TEST CIRCUIT FOR
SERIALIZER/DESERIALIZER CIRCUITS AND METHOD**

AGILENT TECHNOLOGIES, INC.
Legal Department, DL429
Intellectual Property Administration
P.O. Box 7599
Loveland CO 80537-0599

File No. 10030374-1

Certificate of Mailing Under 37 C.F.R. § 1.10

Express Mail Label No. EU 988424995 US Date of Deposit: October 3, 2003
I hereby certify that this paper or fee is being deposited with the United States Postal Service "Express Mail Post
Office to Addressee" service under 37 C.F.R. § 1.10 on the date indicated above and is addressed to: MS PATENT
APPLICATION, Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.


Kelly Pedersen

PROGRAMMABLE BUILT-IN SELF-TEST CIRCUIT FOR SERIALIZER/DESERIALIZER CIRCUITS AND METHOD

BACKGROUND OF THE INVENTION

[1] Serializer/deserializer (SERDES) circuits are well known in the art.

5 [2] These circuits may also be referred to in the art as internal transmitter/receiver (iTR) circuits.

[3] SERDES circuits are generally incorporated into integrated circuits and operate at ultra high speeds (over 2 Gbps) and convert parallel data to serial data and serial data to parallel data. Modern day SERDES generally are capable of
10 converting 10-bit or 20-bit parallel data into serial data and serial data to 10-bit or 20-bit parallel data.

[4] SERDES circuits sometimes fail in the field. This occurs even though these circuits are tested during their manufacture before being released to the field. High speed imbedded SERDES circuits are generally tested during manufacturing.
15 The tests are usually conducted at operating speed by invoking a built-in self-test (BIST) block with predetermined data patterns. For example, a first data pattern uses a 6-bit shift register. A second data pattern uses a predetermined 80-bit long pattern of mostly alternating 1s and 0s. The resulting character synchronizes the pattern back into 10-bit parallel data that is compared against expected values.

20 [5] The data patterns discussed above show differences in length and spectral content. The second data pattern is longer than the first data pattern but the spectral content of the second data pattern is limited mostly to 0.5 GHz, with minor peaks at 0.25 GHz, 0.17 GHz, 0.125 GHz, 0.1 GHz, plus other lesser peaks. By comparison, a first pattern has a more complex spectral content, with multiple evenly
25 spread peaks at 0.5 GHz and many other frequencies down to 0.083 GHz. The spectral content of the specific data sequences results in deterministic jitter or even deterministic errors. A longer sequence of 1s or 0s permits the DC level to drift closer to the rails, making it difficult to achieve an opposite level on a subsequent transition. Conversely, rapidly alternating sequences of 1s and 0s may not allow full,
30 robust voltages to develop.

[5] Even with a richer spectral content, specific pattern sequences may not repeat often enough to detect specific failure modes. Hence, specific pattern sequences may not occur often enough to trigger a failure mode that also exhibits a variable time-to-failure dependency due to noise or other factors. These factors will vary for difference circuits because of natural implementation differences, such as location or spatial relation to other circuitry, which in turn generates particular voltage noise sequences, not necessary correlated in time to high speed data patterns.

[6] Hence, the prior art fixed data patterns fail to allow programming of alternate data patterns. Such alternating data patterns would be useful in the field or manufacturing tests since the integrated circuits encounter a wide variation of data patterns in the field. These data patterns encountered in the field can vary from low frequency content patterns to high frequency content patterns and various other content patterns in between. Further, some bit failures are much more difficult to capture, since their likelihood depends on system noise, which is not necessarily correlated in time with the data patterns.

SUMMARY OF THE INVENTION

[7] The present invention provides an improved BIST circuit for use with SERDES circuits. The improved circuit permits varying data patterns to be programmed, even while the integrated circuit associated therewith is in the field. This allows varying and more complicated data patterns to be utilized for testing the SERDES circuits which more closely resemble the data patterns encountered by the SERDES circuits in the field than previously possible.

[8] In accordance with broader aspects of the present invention, the present invention provides a built-in self-test circuit for testing serializer/deserializer circuits that generates test data for use by the serializer/deserializer that has programmably varying characteristics. The varying characteristics may include data sequences and/or data sequence length.

[9] In accordance with one embodiment of the present invention, a built-in self-test circuit includes a transmit register that transmits data to the serializer/deserializer for processing into processed data, a receive register that receives the processed data from the serializer/deserializer, and an error detector

that detects errors in the processed data. The transmit register is a programmable transmit register that transmits data having programmably varying characteristics.

5 **[10]** The programmably varying characteristics may include data sequence. The programmably varying characteristics may alternatively, or in addition, include data sequence length.

10 **[11]** The programmable transmit register may comprise a programmable bit sequence generator that generates the transmitted data. The programmable transmit register, in accordance with one embodiment, comprises a shift register. The programmable transmit register, in accordance with an alternative embodiment, comprises a pseudo random counter. In accordance with a still further embodiment, the programmable transmit register may comprise a register array and a pointer. In accordance with a still further embodiment of the invention, the programmable transmit register may comprise a pseudo random counter and a register array.

15 **[12]** The present invention, in accordance with a further embodiment, provides an integrated circuit comprising a serializer/deserializer circuit that processes data and a built-in self-test circuit. The built-in self-test circuit includes a programmable transmit register that transmits data having programmably varying characteristics to the serializer/deserializer.

20 **[13]** The programmable transmit register may comprise a programmable bit sequence generator that generates the transmitted data. The programmable transmit register, in accordance with one embodiment, comprises a shift register. The programmable transmit register, in accordance with an alternative embodiment, comprises a pseudo random counter. In accordance with a still further embodiment, the programmable transmit register may comprise a register array and a pointer. In accordance with a still further embodiment of the invention, the programmable transmit register may comprise a pseudo random counter and a register array.

25 **[14]** The present invention, in accordance with a further embodiment, provides an integrated circuit comprising a serializer/deserializer circuit that processes data and a built-in self-test circuit. The built-in self-test circuit includes a programmable transmit register that sends data having programmably varying characteristics to the serializer/deserializer circuit for high-speed serial transmission,

a receive register that receives the high-speed deserialized data from the serializer/deserializer, and an error detector that detects errors in the processed data.

[15] The present invention still further provides a method for use in an integrated circuit. The method comprises the steps of providing programmably
5 varying data to a serializer/deserializer circuit, processing the transmitted data with the serializer/deserializer circuit to produce high-speed serial data, and testing the received processed data for errors.

BRIEF DESCRIPTION OF THE DRAWINGS

[16] The foregoing aspects and many of the attended advantages of this
10 invention will become more readily appreciated as the same become better understood by reference to the following detailed description, when taken in conjunction with the accompanying drawings, wherein:

[17] **FIG. 1** is a block diagram of an integrated circuit including a BIST circuit embodying the present invention embedded with a SERDES circuit;

15 [18] **FIG. 2** is a block diagram of the BIST circuit of **FIG. 1** representing an embodiment of the present invention;

[19] **FIG. 3** is a schematic diagram of a first programmable transmit register which may be utilized in the BIST circuit of the present invention in accordance with a first embodiment;

20 [20] **FIG. 4** is a block diagram of another programmable transmit register which may be utilized in the BIST circuit of the present invention in accordance with a second embodiment; and

[21] **FIG. 5** is a block diagram of a still further transmit register that may be
25 utilized in the BIST circuit of the present invention in accordance with a further embodiment thereof.

DESCRIPTION OF THE INVENTION

[22] The following description is presented to enable a person skilled in the art to make and use the invention. The general principles described herein may be applied to embodiments and applications other than those detailed below without

departing from the spirit and scope of the present invention. The present invention is not intended to be limited to the embodiments shown, but is to be accorded the widest scope consistent with the principles and features disclosed or suggested herein.

5 **[23]** **FIG. 1** shows an embodiment of an integrated circuit **10** which embodies the present invention. The integrated circuit includes a JTAG controller **12**, a plurality of SERDES circuits **14** to be tested in accordance with the present invention, and a built-in self-test (BIST) circuit **18** embodying the present invention and which is imbedded with a scan chain **20**. The integrated circuit **10** further
10 includes a Jx external pin **22**, a diagnostic enable external pin **24**, scan chain input external pins **26** and **28**, and scan chain output external pins **30** and **32**. In addition to the foregoing, the integrated circuit **10** may include other logic and scan chains as generally represented at **34**.

[24] The BIST circuit **18** is coupled to the SERDES circuits **14** by control
15 lines **40**, transmit lines **42**, and receive lines **44**. The BIST circuit **18** generates and transmits programmably varying data patterns to the SERDESs **14** over transmit lines **42** along with control signals **40**. The data patterns transmitted to the SERDES circuits **14** is test data conveyed to the SERDESs **14** in parallel. The SERDES circuits **14** are caused, by control signals over control lines **40**, to be set in a loop
20 back mode. Loop back modes are well known in the art and are known to include various kinds. Preferably, the BIST circuit **18** invokes a pad or cable loop back mode of the SERDES circuits **14**. In the pad loop back mode, a switch is thrown such that an output of the high-speed serial transmitter is connected directly to the input of the high-speed serial receiver. In the cable loop back mode, data loops through an
25 external fixture, such as an external cable, optical loop back hood, or repeater switch.

[25] The data sent by the BIST **18** to the SERDES circuits **14** is converted to a serial format by the SERDES circuits **14**, transmitted at high-speed, looped back, received at high-speed, then converted back to a parallel format. The parallel data is then sent back to the BIST circuit **18** over the receive lines **44**. As will be seen
30 hereinafter, the BIST compares the transmitted parallel data sent over line **40** to the received parallel data received over line **44**. If the transmitted and received data

matches, the BIST circuit **18** will have failed to find errors in the SERDES circuits **14**. However, if the data received over line **44** is different than the data transmitted over line **42**, the BIST circuit **18** will have detected an error. In response thereto, the BIST circuit **18** provides a signal over line **46** indicating that an error has been detected.

5 **[26]** The BIST circuit **18** may be enabled in many different ways. A most direct way to enable the BIST circuit **18** is to enable it through external signal pins such as the Jx external pin **22** or the diagnostic enable external pin **24**. This would allow diagnostics to be turned on at any time, even while the rest of the integrated circuit is operating. Data patterns may be programmed through internal registers,
10 before the BIST circuit **18** is enabled.

[27] Alternative methods of enabling the BIST circuit **18** may include use of the JTAG controller **12** or the scan chain **20**. In both of these cases, data patterns must be loaded through scan, either JTAG or scan chain **20**. Use of the internal scan chain would permit a tester to enable and test any number of SERDES circuits with
15 any number of data patterns during manufacturing tests. This would allow quicker modification and enhancement of manufacturing test sequences if field failure data points out weaknesses that are slipping past manufacturing tests. Of course, the appropriate loop back mode must be set during manufacturing test or JTAG invocation, along with appropriate termination.

20 **[28]** Referring now to **FIG. 2**, it illustrates the BIST circuit **18** of **FIG. 1**. The BIST circuit includes a BIST sequence controller **50**, a comparator **52**, a receive register **54**, and a programmable transmit register **56**. Also illustrated in **FIG. 2** are scan inputs **58**, scan outputs **60**, and Jx or other control signals **62**.

[29] The BIST sequence controller is coupled to control line **44** for providing
25 control signals to the SERDES circuits to enable the SERDESs and set the loop mode, for example. The BIST sequence controller also provides the error detection signal over line **46**.

[30] The programmable transmit register **56** generates and transmits programmable varying parallel data patterns over the transmit bus **42**. The transmit
30 bus **42** may support, for example, 10 or 20 parallel bit data.

[31] The receive register **54** receives processed data from the SERDES circuits over the receive bus **44**. Similarly, the receive bus **44** may accommodate 10 or 20 parallel bit data. The transmit register **56** and receive register **54** receive enable and control signals from the BIST sequence controller over control lines **64** and **66**.

[32] As previously mentioned, the programmable transmit register generates and transmits programmably varying data patterns to the SERDES circuits. The SERDES circuits process the transmitted data into processed data and returns the processed data to the receive register **54** over the receive bus **44**. The comparator **42** then compares the processed data received by the received register **54** to the transmitted data transmitted by the transmit register **56**. Should the comparator **52** detect any errors between the processed and transmitted data, the BIST sequence controller **50** will issue an error signal over the error detected line **46**.

[33] **FIG. 3** shows an example of a programmable bit sequence generator **70** which may be used for the programmable transmit register **56** of the BIST circuit of **FIG. 2**. The programmable bit sequence generator **70** may take the form of a linear feedback shift register (LFSR) **72**, also known in the art as a pseudo random counter. Such pseudo random counters are well known in the art. The pseudo random counter **72** of **FIG. 3** includes an enable register **74**, a bit position register **76**, and an exclusive OR gate **78**. The pseudo random counter **72** is programmable through the enable bits E1 - En to generate different bit sequences. Specific bit positions in the register **76** (any combination of B1 - Bn) are gated by bit E1 - En then sent to the exclusive OR gate **78**. The output **80** of the exclusive OR gate **78** generates a series of digital 1s or 0s, which repeat after a number of cycles, depending on the combination of bit positions. By enabling different bit positions to feed the exclusive OR gate, the pattern sequence and length may be varied. Also, by allowing different seed values to be loaded onto the register **76**, a different bit sequence may be achieved. These bit sequences are then transmitted to the SERDES circuits over transmit bus **42**.

[34] **FIG. 4** shows another example of a programmable bit sequence generator **90** which may be utilized for the programmable transmit register **56** of the

BIST circuit **18** of **FIG. 2**. The programmable bit sequence generator **90** generally includes a register array **92**, a register array pointer **94**, and control logic **96**.

[35] The register array **92** is n-bits wide by m-words deep. It may be loaded with various bit sequences. By using the pointer **94** to point to different words in the register array, different data patterns may be sent to the SERDES circuits over the transmission bus **42**. It is possible to send any number of combinations of bit sequences in any order simply by changing the pointer to different words in the array. It is also possible to change the pointer position through the scan chain with scan chain input signals by breaking out the scan chain to the pointer and only varying the contents of the pointer so as to send any combination of words. However, it may be faster and more practical to use a parallel interface, bus and control signals from control logic **96** to change the register array pointer and n-bit pattern sent to the SERDES circuits.

[36] **FIG. 5** shows a still further programmable bit sequence controller **100** which may be used in the programmable transmit register **56** of the BIST circuit **18** of **FIG. 2**. Here, the programmable bit sequence generator **100** comprises a combination of a programmable LSFR or pseudo random counter **102** and a register array **104** and pointer **106**. The pseudo random counter **102** includes an enable weights register **110**, a bit sequence register **112**, and an exclusive OR gate **114**. The control logic **116** controls the pointer **106**, the LFSR **102** and the enable weight register **110**. One possible scan chain connection is shown by dashed lines.

[37] Here, the number of possible data patterns increases substantially. Different starting seed values may be loaded into the pseudo random counter **102** and also different enable weights register. The pseudo random counter **102** will generate different length and complexity patterns based on different seed values and enable bit combinations. At the other extreme, the pseudo random counter is not allowed to change the pattern being sent to the SERDES circuits, either by not allowing any shifting to occur from the exclusive OR gate **114** to the input in bit position B1, or by allowing a simple loop back shift operating by only enabling bit Bn to go to the exclusive OR gate.

[38] The various data patterns may be accessed and programmed serially through scan chain inputs **118**. Alternatively, this may be accomplished in parallel through internal busses **120** or control signals **122**. Either serial scan chain or parallel bus signals requires a clock (not shown) as will be understood by those skilled in the art. In practice, a parallel interface would operate at higher speed than a scan chain interface, and would be more practical for invoking the register array words.

5